

SYLLABUS

EC3352 – DIGITAL SYSTEMS DESIGN

UNIT I: BASIC CONCEPTS

9

Review of number systems-representation-conversions, Review of Boolean algebra- theorems, sum of product and product of sum simplification, canonical forms min term and max term, Simplification of Boolean expressions-Karnaugh map, completely and incompletely specified functions, Implementation of Boolean expressions using universal gates, Tabulation methods.

UNIT II: COMBINATIONAL LOGIC CIRCUITS

9

Problem formulation and design of combinational circuits - Code-Converters, Half and Full Adders, Binary Parallel Adder - Carry look ahead Adder, BCD Adder, Magnitude Comparator, Decoder, Encoder, Priority Encoder, Mux/Demux, Case study: Digital trans-receiver / 8 bit Arithmetic and logic unit, Parity Generator/Checker, Seven Segment display decoder

UNIT III: SYNCHRONOUS SEQUENTIAL CIRCUITS

9

Latches, Flip flops - SR, JK, T, D, Master/Slave FF, Triggering of FF, Analysis and design of clocked sequential circuits - Design - Moore/Mealy models, state minimization, state assignment, lock - out condition circuit implementation - Counters, Ripple Counters, Ring Counters, Shift registers, Universal Shift Register. Model Development: Designing of rolling display/real time clock

UNIT IV : ASYNCHRONOUS SEQUENTIAL CIRCUITS

9

Stable and Unstable states, output specifications, cycles and races, state reduction, race free assignments, Hazards, Essential Hazards, Fundamental and Pulse mode sequential circuits, Design of Hazard free circuits.

UNIT V: LOGIC FAMILIES AND PROGRAMMABLE LOGIC DEVICES

9

Logic families- Propagation Delay, Fan - In and Fan - Out - Noise Margin - RTL, TTL, ECL, CMOS - Comparison of Logic families - Implementation of combinational logic/sequential logic design using standard ICs, PROM, PLA and PAL, basic memory, static ROM, PROM, EPROM, EEPROM EAPROM.

45 PERIODS

CONTENTS

UNIT - I: BASIC CONCEPTS

1.1	Introduction	1.1
1.2	Review of Number Systems - Representation - Conversion.....	1.1
1.2.1	The Decimal Number system	1.2
1.2.2	The binary number system.....	1.2
1.2.3	The Octal number system	1.2
1.2.4	Hexadecimal Number System	1.2
1.3	Conversions in Number System.....	1.3.
1.3.1	Decimal to binary conversion.....	1.3
1.3.2	Decimal to Octal conversion	1.4
1.3.3	Decimal to hexadecimal conversion.....	1.5
1.3.4	Binary-to-Decimal Conversion	1.6
1.3.5	Octal-to-Decimal Conversion.....	1.7
1.3.6	Hexadecimal-to-Decimal Conversion	1.8
1.3.7	Octal to binary conversion.....	1.9
1.3.8	Hexadecimal to Binary Conversion.....	1.10
1.4	Binary Arithmetic.....	1.12
1.5	Importance of Codes.....	1.14
1.5.1	BCD (Binary Coded Decimal) Code.....	1.14
1.5.2	Excess 3 Code	1.15
1.5.3	Gray Code	1.16
1.5.4	Alpha numeric codes	1.17
1.6	Review of Boolean Algebra – Theorems	1.18
1.7	Boolean Postulates and Laws	1.20
1.7.1	Laws and rules of Boolean Algebra	1.21
1.8	Demorgan's Laws.....	1.27
1.9	Implementation of Boolean Expressions Using Universal Gates	1.29
1.10	Sum of Product and Product of Sum Simplification	1.31
1.10.1	Cannonical forms - Minterm	1.31
1.10.2	Cannonical forms - Maxterms	1.33
1.11	Simplification of Boolean Expression.....	1.34

1.11.1	Karnaugh Map Minimization	1.34
1.11.2	Quine-Mccluskey Method	1.40
1.12	Solved Problems in Minimization of Boolean Expression	1.43
1.13	Solved Problems Using Logic Gates.....	1.56
1.14	Solved Problems in K-map.....	1.64
1.15	Solved Problems in Quene Mc-cluskey Method.....	1.73
1.16	Completely Specified and Incompletely Specified Functions	1.83
	Two Marks Questions and Answers.....	1.85
	Review Questions.....	1.91

UNIT - II: COMBINATIONAL LOGIC CIRCUITS

2.1	Introduction	2.1
2.2	Adders and Subtractors.....	2.2
2.2.1	Half Adder	2.2
2.2.2	Full Adder.....	2.3
2.2.3	Half subtractor	2.6
2.2.4	Full subtractor	2.7
2.2.5	Parallel Binary Adders (4-bit Binary ripple carry adder).....	2.9
2.2.6	Parallel Binary Subtractor	2.10
2.2.7	Parallel binary adder/subtractor.....	2.12
2.2.8	Fast adder.....	2.13
2.2.9	Serial adder	2.16
2.2.10	Serial subtraction using 2's complement.....	2.18
2.2.11	4-Bit serial adder/subtractor	2.18
2.2.12	BCD adder	2.19
2.3	Binary Multiplier.....	2.23
2.3.1	A 2-bit by 2-bit multiplier.....	2.23
2.4	Binary Divider	2.26
2.5	Multiplexer (Data Selector).....	2.28
2.6	Demultiplexer (Data Distributor).....	2.32
2.7	Decoder.....	2.36
2.8	Encoder and Priority Encoder	2.40
2.8.1	Encoder	2.40
2.8.2	Priority Encoder.....	2.41

2.9	Case Study: Parity Generator / Parity Checker	2.44
2.10	Case Study: Digital Trans-Receiver	2.47
2.11	Case Study: Design of 8 Bit ALU	2.49
2.12	Case Study: Seven Segment Display Decoder	2.51
2.13	Magnitude Comparator	2.53
2.14	Code Converter	2.75
	Two Marks Questions and Answers	2.94
	Review Questions	2.99

UNIT - III: SYNCHRONOUS SEQUENTIAL CIRCUITS

3.1	Introduction	3.1
3.2	Latches	3.3
3.3	Flip Flops	3.4
3.3.1	Types of Flip-Flop	3.4
3.3.2	Master-Slave Flip Flop	3.12
3.3.3	Triggering of Flip-Flops	3.15
3.3.4	Clock pulse transition	3.17
3.3.5	Flip-Flop Conversion	3.17
3.4	Counters	3.21
3.4.1	Asynchronous Counters	3.22
3.4.2	Synchronous Counters	3.31
3.4.3	Programmable Counter	3.36
3.5	Design of Synchronous Counter	3.37
3.5.1	Design procedure of synchronous counter	3.38
3.5.2	Design of Mod-6 Counter	3.40
3.6	Shift Registers	3.43
3.6.1	Types of shift register	3.43
3.7	Shift Register Counters	3.50
3.7.1	Ring Counter (Standard ring counter)	3.50
3.7.2	Shift counter (Johnson or twisted ring counter)	3.51
3.8	Analysis and Design of Clocked Sequential Circuits	3.53
3.9	General Model of Sequential Circuit	3.55
3.10	Classification of Sequential Circuits	3.57
3.11	Design of Synchronous Sequential Circuits	3.59

3.12	Model Development: Designing of Rolling Display / Real Time Clock.....	3.63
	Two Marks Questions and Answers.....	3.68
	Review Questions.....	3.82

UNIT - IV: ASYNCHRONOUS SEQUENTIAL CIRCUITS

4.1	Introduction	4.1
4.2	General Description and Operation of Synchronous Sequential Circuits.....	4.1
4.3	Classification of Asynchronous Sequential Circuits.....	4.3
4.4	Analysis and Design of Asynchronous Sequential Circuits.....	4.3
4.4.1	Transition table	4.3
4.4.2	Flow Table	4.6
4.4.3	Design Procedure.....	4.8
4.4.4	Reduction of State and Flow Tables.....	4.11
4.5	Problems in Asynchronous Sequential Circuits.....	4.17
4.5.1	Hazards	4.17
4.5.2	Races	4.22
4.5.3	Cycles.....	4.24
4.6	Race Free State Assignment.....	4.25
4.6.1	Three Row Flow Table Example.....	4.25
4.6.2	Four Row Flow Table Example.....	4.27
4.6.3	Multiple Row Method.....	4.28
4.7	Design of Hazard Free Switching Circuits.....	4.30
4.7.1	Static Hazards Elimination	4.30
4.7.2	Dynamic Hazards Elimination	4.31
4.7.3	Essential Hazards Elimination.....	4.32
	Two Marks Questions and Answers.....	4.70
	Review Questions.....	4.75

UNIT - V: LOGIC FAMILIES AND PROGRAMMABLE LOGIC DEVICES

5.1	Introduction	5.1
5.2	Logic Families	5.1
5.2.1	Classifications of logic families	5.1
5.3	Characteristics of Logic Families.....	5.2
5.4	Resistor Transistor Logic (RTL) Logic Family	5.4
5.5	Diode-Transistor Logic (DTL) Logic Family	5.5

5.6	Transistor Transistor Logic (TTL) Logic Family	5.6
5.7	Emitter Coupled Logic (ECL) Logic Family	5.11
5.8	Metal Oxide Semiconductor (MOS) Logic Family	5.12
5.9	Complementary Metal Oxide Semiconductor (CMOS) Logic Family.....	5.14
5.10	Solved Examples	5.16
5.11	Memory Devices - Introduction	5.21
5.12	Semiconductor Memories	5.21
5.2.1	Read Only Memory	5.21
5.2.2	Random Access Memory.....	5.25
5.3	Programmable Logic Devices (PLD).....	5.36
5.3.1	Simple Programmable Logic Device (SPLD)	5.36
5.3.2	Complex Programmable Logic Devices (CPLDs).....	5.40
5.3.3	Field Programmable Gate Arrays (FPGA).....	5.42
	Two Marks Questions and Answers.....	5.73
	Review Questions.....	5.84
	Solved Question Paper	