

CONTENTS

UNIT - I: COMBINATIONAL LOGIC

1.1	Combinational Circuits	1.1
1.2	1.2 Karnaugh Map.....	1.2
1.2.1	Variable maps of Boolean functions	1.2
1.2.2	Don't care conditions	1.8
1.2.3	Quine - McClusky method	1.11
1.3	Analysis and Design Procedures	1.35
1.3.1	1.3 Analysis procedure.....	1.35
1.3.2	1.3 Design procedure	1.37
1.4	1.4 Circuits for Arithmetic Operations.....	1.40
1.4.1	1.4.1 Binary Adder.....	1.40
1.4.2	1.4.2 Binary Subtractor	1.45
1.4.3	1.4.3 Binary Adder / Subtractor	1.49
1.5	1.5 Decimal Adder	1.55
1.5.1	1.5.1 BCD Adder	1.55
1.6	1.6 Magnitude Comparator	1.58
1.6.1	1.6.1 n-bit magnitude comparator	1.58
1.6.2	1.6.2 Parity generator and checker	1.61
1.8	1.8 Decoders.....	1.65
1.9	1.9 Encoder	1.69
1.9.1	1.9.1 Priority encoder.....	1.71
1.10	1.10 Multiplexers And Demultiplexers.....	1.73
1.10.1	1.10.1 Multiplexers	1.73
1.10.2	1.10.2 Demultiplexers.....	1.77
	Review Questions.....	1-97

UNIT - II: SYNCHRONOUS SEQUENTIAL LOGIC

2.1	2.1 Introduction to Sequential Circuits.....	2.1
2.1.1	2.1.1 Combinational Circuit Vs Sequential Circuit.....	2.2
2.1.2	2.1.2 Classifications	2.2

2.2	Flip-Flops	2.3
2.2.1	Types of Flip-flops.....	2.3
2.2.2	Triggering flip-flop	2.10
2.2.3	Master-slave flip-flop.....	2.11
2.2.4	Summary of Flip flop operations.....	2.13
2.2.5	Excitation table	2.14
2.3	Realization of One Flip-flop Using Other Flip-flop	2.15
2.3.1	<i>SR</i> flip-flop to <i>D</i> flip-flop (OR) Realization of Delay OR <i>D</i> flip-flop using <i>SR</i> flip-flop	2.16
2.3.2	<i>JK</i> flip-flop to <i>T</i> flip-flop.....	2.17
2.4	Analysis and Design Of Clocked Sequential Circuits	2.18
2.4.1	Models of clocked sequential circuits	2.19
2.4.2	Design of synchronous sequential circuit.....	2.21
2.4.3	Analysis of synchronous sequential circuit	2.21
2.5	State Minimization and State Assignment.....	2.24
2.5.1	State diagram.....	2.24
2.5.2	State Minimization.....	2.25
2.5.3	State table	2.26
2.5.4	State Assignment.....	2.27
2.6	Register	2.28
2.6.1	Types of Register	2.28
2.7	Counters	2.33
2.7.1	Classifications of counters	2.33
2.7.2	Asynchronous (Ripple/series) counter	2.34
2.7.3	Synchronous Counter.....	2.35
2.7.4	Johnson Counter (or) Twisting Ring Counter	2.36
	Review Questions.....	2.49

UNIT - III: COMPUTER FUNDAMENTALS

3.1	Introduction	3.1
3.1.1	Fundamental of Computer: Basic.....	3.1
3.1.2	Generations of Computer	3.2

3.1.3	Types of computers	3.2
3.1.4	Advantages and Disadvantages of Computer.....	3.3
3.2	Functional Units of Digital Computer	3.6
3.2.1	Details of Functional Components of a Digital Computer	3.6
3.2.2	Interconnection between Functional Components	3.9
3.3	Von Neumann Architecture.....	3.10
3.4	Operations and Operands of Computer Hardware Instruction.....	3.13
3.5	Instruction Set Architecture [ISA].....	3.20
3.6	Instructions & Instruction Sequencing	3.22
3.6.1	Register Transfer Notation (RTN)	3.22
3.6.2	Basic Instruction Types.....	3.23
3.6.3	Instruction Execution and Straight Line Sequencing	3.24
3.7	Addressing and Addressing Modes	3.25
3.7.1	MIPS Addressing Mode.....	3.25
3.7.2	Instructions.....	3.30
3.8	Encoding of Machine Instructions.....	3.32
3.9	Interaction Between Assembly and High Level Language.....	3.35
	Review Questions.....	3.38

UNIT - IV: PROCESSOR

4.1	Introduction	4.1
4.1.1	The Basic Elements of a Processor.....	4.1
4.1.2	CPU Operations	4.2
4.1.3	Components and how CPUs work	4.2
4.1.4	Types.....	4.2
4.2	Instruction Execution	4.3
4.2.1	Instruction execution Steps	4.4
4.3	Building a Datapath.....	4.5
4.3.1	A Simple Implementation Scheme.....	4.10
4.3.2	Pipelining	4.11
4.3.3	Steps In IMPS Instructions.....	4.12
4.4	Designing Control Unit	4.15

4.4.1	Operation of Control Unit	4.16
4.4.2	Types of Control Unit	4.17
4.5	Pipelined Data Path and Control	4.22
4.5.1	Datapath & Control in Pipeline Processing.....	4.24
4.5.2	Pipelined Data Path.....	4.24
4.5.3	Pipelined Control	4.26
4.6	Data Hazards: Forwarding Versus Stalling	4.28
4.6.1	Conditions for Detecting Hazards	4.32
4.6.2	Forwarding Versus Stalling.....	4.36
4.7	Control Hazards	4.40
4.7.1	Reducing the Delay of Branches	4.41
4.7.2	Dynamic Branch Prediction	4.42
	Review Questions.....	4.44

UNIT - V: MEMORY AND I/O

5.1	Memory	5.1
5.1.1	Methods of Accessing Memory	5.2
5.1.2	Performance of Memory	5.2
5.1.3	Basic Concepts of Main Memory	5.3
5.2	The Memory Hierarchy	5.5
5.2.1	Memory Hierarchy: Principle.....	5.6
5.2.2	Static RAM (SRAM).....	5.7
5.2.3	Dynamic RAM (DRAM)	5.8
5.2.4	Read Only Memories (ROM).....	5.9
5.2.5	PROM (Programmable ROM)	5.10
5.2.6	DDR Memory	5.11
5.3	Memory Management	5.12
5.3.1	The Three areas of memory management	5.12
5.4	Cache Memories.....	5.14
5.4.1	Overview of Cache Operation.....	5.15
5.4.2	Cache Organization and Placement Strategies	5.17
5.4.3	Elements of Cache Design	5.18

5.4.4	Associate Mapped Cache	5.19
5.4.5	Direct Mapped Cache.....	5.21
5.4.6	Set Associative Mapped Cache	5.23
5.4.7	Cache Performance	5.24
5.4.8	Hit Ratios and Effective Access Times	5.25
5.5	Virtual Memory.....	5.26
5.5.1	Mapping Virtual to Physical Memory	5.27
5.5.2	Page Table Creation	5.29
5.5.3	Virtual address to a physical address Translation.....	5.29
5.5.4	Segmentation	5.30
5.5.5	Fragmentation	5.31
5.6	Direct Memory Access (DMA)	5.33
5.7	Interrupt-Driven I/O	5.34
5.8	Accessing I/O	5.36
5.9	Parallel and Serial Interface.....	5.37
5.9.1	Parallel Interface	5.37
5.9.2	Serial interface	5.38
5.10	Interconnection Standards USB	5.40
5.10.1	Objectives of Universal Serial Bus.....	5.40
5.10.2	USB Architecture.....	5.40
5.10.3	Isochronous Traffic on USB	5.42
5.10.4	Types of USB Connectors.....	5.42
5.11	SATA (Serial Advanced Technology Attachment).....	5.46
5.11.1	Serial ATA features.....	5.47
5.11.2	SATA standards and revisions	5.48
5.11.3	SATA vs. PATA	5.49
5.11.4	Characteristics of SATA	5.51
	Review Questions.....	5.53
	Two Marks Questions and Answers.....	1-94
	Solved Question Paper	1-18
	Digital Principles and Computer Organization Practical.....	1-66