

# CONTENTS

## UNIT I – COMBINATIONAL LOGIC

---

<b>CHAPTER 1: FUNDAMENTALS OF DIGITAL PRINCIPLES .....</b>	<b>1.1 – 1.66</b>
<b>1.1 BOOLEAN ALGEBRA AND LOGIC GATES.....</b>	<b>1.1</b>
1.1.1 Introduction .....	1.1
1.1.2 Logic Operations.....	1.1
1.1.3 Universal Gates .....	1.4
1.1.4 Boolean Identities (or) Theorems of Boolean Algebra .....	1.5
1.1.5 DeMorgan's Theorems.....	1.6
1.1.6 Principle of Duality .....	1.7
1.1.7 Consensus Theorem (or) Redundancy Theorem .....	1.7
<b>1.2 EXAMPLES [BOOLEAN ALGEBRA AND LOGIC GATES] .....</b>	<b>1.8</b>
<b>1.3 REPRESENTATION OF BOOLEAN FUNCTIONS.....</b>	<b>1.15</b>
1.3.1 Introduction .....	1.15
1.3.2 Canonical and Standard Forms .....	1.16
<b>1.4 EXAMPLES [BOOLEAN FUNCTIONS] .....</b>	<b>1.18</b>
<b>1.5 KARNAUGH MAP(K-MAP).....</b>	<b>1.23</b>
1.5.1 Introduction .....	1.23
1.5.2 Two-Variable K-Map .....	1.24
1.5.3 Three-Variable K-Map.....	1.25
1.5.4 Four-Variable K-Map.....	1.27
1.5.5 Rules of Simplification .....	1.29
<b>1.6 EXAMPLES [KARNAUGH MAP(K-MAP)].....</b>	<b>1.31</b>
<b>1.7 PRIME IMPLICANTS .....</b>	<b>1.47</b>
1.7.1 Examples .....	1.49
1.7.2 Five-Variable K-Map .....	1.53
<b>1.8 DON'T CARE CONDITION .....</b>	<b>1.53</b>
1.8.1 Examples .....	1.54

---

1.8.2 Limitations of K-Map .....	1.59
<b>1.9 TWO MARKS QUESTIONS AND ANSWERS.....</b>	<b>1.59</b>
<b>1.10 REVIEW QUESTIONS .....</b>	<b>1.65</b>

---

<b>CHAPTER 2: COMBINATIONAL LOGIC.....</b>	<b>2.1 – 2.38</b>
--	-------------------

---

<b>2.1 COMBINATIONAL CIRCUITS .....</b>	<b>2.1</b>
<b>2.2 ANALYSIS AND DESIGN PROCEDURES.....</b>	<b>2.2</b>
2.2.1 Analysis Procedure.....	2.2
2.2.2 Design Procedure .....	2.4
<b>2.3 BINARY ADDER- SUBTRACTOR.....</b>	<b>2.5</b>
2.3.1 Introduction .....	2.5
2.3.2 Half-Adder .....	2.6
2.3.3 Full-Adder .....	2.7
2.3.4 Binary Adder (or) Parallel Adder (or) Ripple Carry Adder .....	2.10
2.3.5 Carry Look- Ahead Adder (Fast Adder): Carry Propagation.....	2.13
2.3.6 Binary Subtractor: Parallel Adder/ Subtractor .....	2.16
<b>2.5 MAGNITUDE COMPARATOR.....</b>	<b>2.21</b>
2.5.1 Introduction .....	2.21
2.5.2 Single-Bit Magnitude Comparator .....	2.22
<b>2.6 SOLVED PROBLEMS .....</b>	<b>2.25</b>
<b>2.7 TWO MARKS QUESTIONS AND ANSWERS.....</b>	<b>2.33</b>
<b>2.8 REVIEW QUESTIONS .....</b>	<b>2.37</b>

---

<b>CHAPTER 3: COMBINATIONAL CIRCUITS .....</b>	<b>3.1 – 3.39</b>
--	-------------------

---

<b>3.1 DECODERS: BINARY DECODERS .....</b>	<b>3.1</b>
3.1.1 Two to Four (2 to 4) Line Decoder: .....	3.1
3.1.2 Three-to-Eight Line Decoder (Binary to Octal Decoder) .....	3.3
3.1.3 4 to16 Decoder .....	3.4
<b>3.2 ENCODERS.....</b>	<b>3.5</b>
3.2.1 Introduction .....	3.5

3.2.2 Octal to Binary Encoder .....	3.6
3.2.3 Priority Encoder .....	3.7
<b>3.3 MULTIPLEXERS.....</b>	<b>3.10</b>
3.3.1 2:1 Multiplexer.....	3.10
3.3.2 4:1 Multiplexer.....	3.12
3.3.3 Quadruple 2 to 1 Multiplexer.....	3.13
<b>3.4 DEMULTIPLEXER.....</b>	<b>3.14</b>
3.4.1 1: 4 Demultiplexer.....	3.15
3.4.2 1:8 Demultiplixer .....	3.16
<b>3.5 SOLVED PROBLEMS .....</b>	<b>3.18</b>
<b>3.6 TWO MARKS QUESTIONS AND ANSWERS.....</b>	<b>3.31</b>
<b>3.7 REVIEW QUESTIONS .....</b>	<b>3.38</b>

## **UNIT II – SYNCHRONOUS SEQUENTIAL LOGIC**

---

<b>CHAPTER 4: SYNCHRONOUS SEQUENTIAL LOGIC .....</b>	<b>4.1 – 4.28</b>
<b>4.1 INTRODUCTION TO SEQUENTIAL CIRCUITS.....</b>	<b>4.1</b>
4.1.1 Synchronous Clocked Sequential Circuit.....	4.3
<b>4.2 FLIP-FLOPS: OPERATION AND EXCITATION TABLES .....</b>	<b>4.4</b>
4.2.1 Introduction .....	4.4
4.2.2 SR Flip-flops: Basic Flip-Flop Circuits .....	4.4
4.2.3 D Flip-Flop: Clocked D Flip-Flop .....	4.9
<b>4.3 TRIGGERING OF FLIP-FLOP .....</b>	<b>4.11</b>
4.3.1 Introduction .....	4.11
4.3.2 Edge –Triggered D Flip-Flop.....	4.13
4.3.3 JK Flip-Flop .....	4.16
4.3.4 T-Flip Flop: Using JK Flip-Flop.....	4.20
<b>4.4 TWO MARKS QUESTIONS AND ANSWERS.....</b>	<b>4.21</b>
<b>4.5 REVIEW QUESTIONS .....</b>	<b>4.27</b>

---

<b>CHAPTER 5: ANALYSIS AND DESIGN OF CLOCKED SEQUENTIAL CIRCUITS .....</b>	<b>5.1 – 5.19</b>
<b>5.1 ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS .....</b>	<b>5.1</b>
5.1.1 Introduction .....	5.1
5.1.2 Example of Analysis .....	5.1
<b>5.2 DESIGN PROCEDURE.....</b>	<b>5.6</b>
<b>5.3 MEALY AND MOORE MODELS .....</b>	<b>5.7</b>
5.3.1 Introduction .....	5.7
5.3.2 Representation of Sequential Circuits.....	5.8
<b>5.4 STATE REDUCTION (OR) STATE MINIMIZATION.....</b>	<b>5.10</b>
5.4.1 Introduction .....	5.10
5.4.2 Example of State Reduction.....	5.10
<b>5.5 STATE ASSIGNMENTS .....</b>	<b>5.13</b>
<b>5.6 SOLVED PROBLEMS .....</b>	<b>5.15</b>
<b>5.7 TWO MARKS QUESTIONS AND ANSWERS.....</b>	<b>5.16</b>
<b>5.8 REVIEW QUESTIONS .....</b>	<b>5.18</b>
<b>CHAPTER 6: REGISTERS AND COUNTERS .....</b>	<b>6.1 – 6.56</b>
<b>6.1 INTRODUCTION.....</b>	<b>6.1</b>
<b>6.2 REGISTERS .....</b>	<b>6.2</b>
6.2.1 Four-Bit Register.....	6.2
6.2.2 Register With Parallel Load .....	6.3
<b>6.3 SHIFT REGISTERS .....</b>	<b>6.5</b>
6.3.1 Introduction .....	6.5
6.3.2 Four- Bit Shift Register: SISO Shift Register .....	6.5
6.3.3 Serial Transfer .....	6.7
6.3.4 Serial Addition: Using D Flip-Flops .....	6.10
<b>6.4 UNIVERSAL SHIFT REGISTER: BIDIRECTIONAL SHIFT REGISTER .....</b>	<b>6.14</b>
6.4.1 Four-bit Universal Shift Register: PIPO .....	6.15

---

---

6.5 APPLICATIONS OF SHIFT REGISTERS.....	6.17
6.6 RIPPLE COUNTERS: ASYNCHRONOUS COUNTERS.....	6.17
6.6.1 Introduction .....	6.17
6.6.2 Binary Ripple Counter .....	6.18
6.7 DESIGN STEPS OF ASYNCHRONOUS (OR) RIPPLE COUNTER .....	6.24
6.7.1 BCD Ripple Counter: MOD-10 Counter: Decimal BCD Counter.....	6.24
6.7.2 Three-Decade Decimal BCD Counter .....	6.27
6.8 SYNCHRONOUS COUNTERS .....	6.27
6.8.1 Synchronous Binary Counter: 4-Bit Binary Counter .....	6.27
6.8.2 Four-Bit Up-Down Binary Counter .....	6.29
6.9 RING COUNTER .....	6.31
6.9.1 Introduction .....	6.31
6.9.2 Four-Bit Ring Counter .....	6.31
6.9.3 Counter and Decoder.....	6.34
6.10 JOHNSON COUNTER (OR) SWITCH TAIL COUNTER .....	6.34
6.11 SOLVED PROBLEMS .....	6.36
6.12 TWO MARKS QUESTIONS AND ANSWERS.....	6.49
6.13 REVIEW QUESTIONS .....	6.55

## UNIT III – COMPUTER FUNDAMENTALS

---

CHAPTER 7: COMPUTER FUNDAMENTALS .....	7.1 – 7.48
--	------------

7.1 FUNCTIONAL UNITS OF A DIGITAL COMPUTER: .....	7.1
7.1.1 Introduction.....	7.1
7.1.2 Input Unit .....	7.3
7.1.3 Memory Unit.....	7.3
7.1.4 Arithmetic and Logic Unit (ALU) .....	7.5
7.1.5 Output Unit.....	7.5
7.1.6 Control Unit .....	7.6

<b>7.2 OPERATION AND OPERANDS OF COMPUTER HARDWARE INSTRUCTION: BASIC OPERATIONAL CONCEPTS.....</b>	<b>7.6</b>
<b>7.3 INSTRUCTION SET ARCHITECTURE (ISA) .....</b>	<b>7.10</b>
7.3.1 Memory Locations And Addresses .....	7.10
7.3.2 Byte Addressability .....	7.12
7.3.3 Big-Endian and Little –Endian Assignments .....	7.12
7.3.4 Word Alignment .....	7.13
7.3.5 Accessing Numbers and Characters .....	7.13
<b>7.4 MEMORY OPERATIONS .....</b>	<b>7.13</b>
<b>7.5 INSTRUCTIONS AND INSTRUCTION SEQUENCING .....</b>	<b>7.14</b>
7.5.1 Register Transfer Notation .....	7.14
7.5.2 Assembly-Language Notation.....	7.15
7.5.3 RISC and CISC Instruction Sets .....	7.16
7.5.4 Introduction to RISC Instruction Sets .....	7.17
7.5.5 Instruction Execution and Straight- Line Sequencing .....	7.19
7.5.6 Branching .....	7.21
<b>7.6 ADDRESSING MODES.....</b>	<b>7.24</b>
7.6.1 Introduction.....	7.24
7.6.2 Implementation of Variables And Constants .....	7.25
7.6.3 Indirection And Pointers .....	7.26
7.6.4 Indexing And Arrays.....	7.28
<b>7.7 ENCODING OF MACHINE INSTRUCTIONS .....</b>	<b>7.32</b>
7.7.1 Introduction .....	7.32
7.7.2 Formation of Machine Instructions .....	7.33
<b>7.8 INTERACTION BETWEEN ASSEMBLY LANGUAGE AND HIGH LEVEL LANGUAGE (OR) C LANGUAGE .....</b>	<b>7.35</b>
7.8.1 Introduction .....	7.35
<b>7.9 SOLVED PROBLEM .....</b>	<b>7.42</b>
<b>7.10 TWO MARKS QUESTIONS AND ANSWERS.....</b>	<b>7.43</b>
<b>7.11 REVIEW QUESTIONS .....</b>	<b>7.48</b>

## UNIT IV – PROCESSOR

---

<b>CHAPTER 8: PROCESSOR .....</b>	<b>8.1 – 8.29</b>
<b>8.1 INSTRUCTION EXECUTION(IE) .....</b>	<b>8.1</b>
8.1.1 Load Instructions.....	8.1
8.1.2 Arithmetic And Logic Instructions .....	8.2
8.1.3 Store Instructions .....	8.3
<b>8.2 BUILDING A DATAPATH .....</b>	<b>8.5</b>
8.2.1 Introduction .....	8.5
8.2.2 Datapath Segment for R-type Instructions .....	8.6
8.2.3 Datapath Segment for MIPS Load Word and Store Word Instructions .....	8.8
8.2.4 Datapath Segment for Branch Instruction.....	8.9
8.2.5 Creating a Single Datapath.....	8.12
<b>8.3 DESIGNING A CONTROL UNIT.....</b>	<b>8.14</b>
8.3.1 Introduction .....	8.14
8.3.2 Observations.....	8.15
<b>8.4 HARDWIRED CONTROL .....</b>	<b>8.20</b>
<b>8.5 MICRO-PROGRAMMED CONTROL .....</b>	<b>8.22</b>
<b>8.6 COMPARISONS.....</b>	<b>8.25</b>
<b>8.7 SOLVED PROBLEM .....</b>	<b>8.26</b>
<b>8.8 TWO MARKS QUESTIONS AND ANSWERS.....</b>	<b>8.26</b>
<b>8.9 REVIEW QUESTIONS .....</b>	<b>8.29</b>

---

<b>CHAPTER 9: PIPELINING AND HAZARDS .....</b>	<b>9.1 – 9.35</b>
--	-------------------

<b>9.1 INTRODUCTION.....</b>	<b>9.1</b>
9.1.1 Basic Concept: The Ideal Case .....	9.1
9.1.2 Pipeline Organization.....	9.3
9.1.3 Pipelining Issues.....	9.4
9.1.4 Data Dependencies.....	9.4

9.1.5	Operand Forwarding .....	9.5	10.4.2
9.1.6	Handling Data Dependencies in Software .....	9.7	10.4.3
9.1.7	Memory Delays .....	9.8	10.4.4
9.1.8	Branch Delays .....	9.9	10.4.5
9.1.9	Performance Evaluation .....	9.14	10.5 DIREC
9.1.10	Superscalar Operation .....	9.16	10.5.1
9.1.11	Pipelining in CISC Processors .....	9.20	10.5.2
<b>9.2</b>	<b>PIPELINE HAZARDS.....</b>	<b>9.22</b>	10.5.3
9.2.1	Introduction .....	9.22	10.5.4
9.2.2	Data Hazards .....	9.23	10.6 SOLV
9.2.3	Control Hazards/ Branch Hazards .....	9.26	10.7 TWO
<b>9.3</b>	<b>SOLVED PROBLEM .....</b>	<b>9.29</b>	10.8 REVIE
<b>9.4</b>	<b>TWO MARKS QUESTIONS AND ANSWERS.....</b>	<b>9.29</b>	
<b>9.5</b>	<b>REVIEW QUESTIONS .....</b>	<b>9.35</b>	

## **UNIT V – MEMORY AND I/O**

<b>CHAPTER 10: MEMORY .....</b>	<b>10.1 – 10.35</b>
<b>10.1 BASIC CONCEPTS.....</b>	<b>10.1</b>
10.1.1 Introduction .....	10.1
10.1.2 Cache and Virtual Memory .....	10.3
10.1.3 Block Transfers .....	10.4
<b>10.2 MEMORY HIERARCHY.....</b>	<b>10.4</b>
<b>10.3 CACHE MEMORIES .....</b>	<b>10.6</b>
10.3.1 Introduction .....	10.6
10.3.2 Cache Hits .....	10.8
10.3.3 Cache Miss .....	10.8
10.3.4 Mapping Functions .....	10.9
10.3.5 Replacement Algorithms .....	10.14
<b>10.4 VIRTUAL MEMORY.....</b>	<b>10.16</b>
10.4.1 Introduction .....	10.16

---

10.4.2 Memory Management Unit (MMU) .....	10.17
10.4.3 Address Translation .....	10.18
10.4.4 Translation Lookaside Buffer(TLB) .....	10.20
10.4.5 Page Faults .....	10.21
<b>10.5 DIRECT MEMORY ACCESS (DMA) .....</b>	<b>10.22</b>
10.5.1 Introduction .....	10.22
10.5.2 DMA Operations .....	10.22
10.5.3 Data Transfer .....	10.23
10.5.4 DMA Controllers in Computer System.....	10.24
<b>10.6 SOLVED PROBLEM .....</b>	<b>10.26</b>
<b>10.7 TWO MARKS QUESTIONS AND ANSWERS.....</b>	<b>10.27</b>
<b>10.8 REVIEW QUESTIONS .....</b>	<b>10.34</b>

---

**CHAPTER 11: INPUT/OUTPUT ..... 11.1 – 11.34**

---

<b>11.1 ACCESSING I/O .....</b>	<b>11.1</b>
11.1.1 Introduction.....	11.1
11.1.2 Functions (or) Requirements of I/O Interface.....	11.2
11.1.3 Bus Structure .....	11.2
11.1.4 Operation of I/O Module.....	11.4
11.1.5 I/O Interfacing Techniques .....	11.5
11.1.6 Comparisons.....	11.6
<b>11.2 INTERRUPT I/O .....</b>	<b>11.7</b>
11.2.1 Introduction.....	11.7
11.2.2 Interrupt processing.....	11.9
11.2.3 Design issues: Handling Multiple Devices .....	11.11
<b>11.3 INTERFACE CIRCUITS .....</b>	<b>11.14</b>
11.3.1 Parallel Interface .....	11.14
11.3.2 Serial Interface .....	11.19
11.3.3 Asynchronous Transmission .....	11.22

---

11.3.4 Synchronous Transmission .....	11.22
<b>11.4 INTERCONNECTION STANDARDS .....</b>	<b>11.23</b>
11.4.1 Universal Serial Bus (USB) .....	11.23
11.4.2 Serial Advanced Technology Attachment (SATA) .....	11.27
<b>11.5 TWO MARKS QUESTIONS AND ANSWERS.....</b>	<b>11.30</b>
<b>11.6 REVIEW QUESTIONS .....</b>	<b>11.34</b>
<b>MODEL QUESTION PAPERS.....</b>	<b>M.Q.1 – M.Q.10</b>

