

CONTENTS

UNIT 1: NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES 1.1-1.105

1.1	Review of Number systems	1.1
1.1.1	Decimal number system	1.1
1.1.2	Binary number system	1.1
1.1.3	Octal number system	1.2
1.1.4	Hexadecimal number system	1.2
1.1.5	Relation between Decimal, Binary, Octal and Hexadecimal numbers	1.2
1.1.5.1	Conversion of Binary to Decimal number system	1.2
1.1.5.2	Conversion of Octal to Decimal number system	1.3
1.1.5.3	Conversion of Hexadecimal to Decimal number system	1.4
1.1.5.4	Conversion of Decimal to Binary number system	1.4
1.1.5.5	Conversion of Decimal to Octal number system	1.5
1.1.5.6	Conversion of Decimal to Hexadecimal number system	1.7
1.1.5.7	Conversion of Binary to Octal number system	1.7
1.1.5.8	Conversion of Binary to Hexadecimal number system	1.8
1.1.5.9	Conversion of Octal to Binary number system	1.9
1.1.5.10	Conversion of Hexadecimal to Binary number system	1.10
1.1.5.11	Conversion of Octal to Hexadecimal number system	1.10
1.1.5.12	Conversion of Hexadecimal to Octal number system	1.12
1.2	Arithmetic operations	1.13
1.2.1	Binary addition	1.13
1.2.2	Binary subtraction	1.14
1.2.3	Binary multiplication	1.15
1.2.4	Binary division	1.16
1.2.5	Representation of binary number	1.17
1.2.5.1	Signed binary number representation	1.17
1.2.5.2	1's complement representation	1.17
1.2.5.3	2's complement representation	1.18
1.2.6	1's complement subtraction	1.19
1.2.7	2's complement subtraction	1.23
1.2.8	Representation of Decimal numbers	1.27
1.2.8.1	9's complement	1.27
1.2.8.2	9's complement subtraction	1.27

	1.2.8.3	10's complement	1.30
	1.2.8.4	10's complement subtraction	1.32
1.3		Binary codes	1.35
	1.3.1	Weighted codes	1.35
	1.3.2	BCD (8-4-2-1)	1.35
	1.3.2.1	BCD addition	1.36
	1.3.2.2	BCD subtraction	1.40
	1.3.3	Non-weighted codes	1.44
	1.3.4	Excess-3 code	1.45
	1.3.5	Gray code	1.46
	1.3.5.1	Conversion of a binary number to gray code	1.46
	1.3.5.2	Conversion of gray code to binary	1.47
	1.3.6	Sequential codes	1.48
	1.3.7	Alphanumeric codes	1.48
	1.3.8	ASCII Code	1.48
	1.3.9	EBCDIC code	1.50
	1.3.10	Error detecting and correcting codes	1.50
	1.3.10.1	Parity code	1.50
	1.3.10.2	Hamming code	1.51
1.4		Boolean Postulates and Laws	1.62
	1.4.1	Laws in Boolean algebra	1.63
	1.4.1.1	Commutative laws	1.63
	1.4.1.2	Associative laws	1.64
	1.4.1.3	Distributive law	1.65
	1.4.2	Demorgan's theorem	1.66
	1.4.3	Consensus theorem	1.67
	1.4.4	Principle of Duality	1.69
1.5		Boolean Expression	1.69
	1.5.1	Minimization of Boolean Expressions	1.69
1.6		Logic gates	1.72
	1.6.1	Basic gates	1.73
	1.6.1.1	NOT gate (Inverter)	1.73
	1.6.1.2	AND gate	1.74
	1.6.1.3	OR gate	1.75
	1.6.2	Universal gates	1.76
	1.6.2.1	NAND gate	1.76

1.6.2.2	NOR gate	1.77
1.6.3	Other gates	1.77
1.6.3.1	Exclusive OR gate (EX-OR gate or XOR gate)	1.77
1.6.3.2	Exclusive-NOR gate (EX-NOR gate or XNOR gate)	1.78
1.7	Characteristics of Digital Logic Circuits	1.79
1.7.1	Logic levels	1.79
1.7.2	Propagation delay	1.80
1.7.3	Power Dissipation	1.80
1.7.4	Fan-out and Fan-in	1.81
1.7.5	Noise margin	1.81
1.8	Digital Logic families and their Characteristics	1.81
1.8.1	Resistor -Transistor Logic (RTL)	1.82
1.8.2	Diode Transistor Logic (DTL)	1.83
1.8.3	Transistor Transistor Logic (TTL)	1.84
1.8.3.1	Multiple emitter transistor	1.84
1.8.3.2	Totem-pole configuration	1.86
1.8.3.3	Tri-state output configuration	1.87
1.8.3.4	TTL characteristics	1.88
1.8.4	Emitter - Coupled Logic (ECL)	1.89
1.8.5	CMOS logic	1.90
1.8.5.1	CMOS inverter:	1.91
1.8.5.2	CMOS NAND Gate	1.91
1.8.5.3	CMOS NOR Gate	1.92
1.8.5.4	CMOS characteristics	1.93
1.8.6	Comparison of Logic family	1.94
1.9	Tri-state gates	1.94
	Short (Part-A) Questions and Answers	1.96

UNIT 2: COMBINATIONAL CIRCUITS..... 2.1-2.181

2.1	Combinational logic circuits	2.1
2.2	Representation of Logic functions	2.1
2.2.1	Sum of products (SOP) form	2.3
2.2.1.1	Standard SOP form or minterm canonical form	2.3
2.2.1.2	Converting expressions to standard SOP form	2.3
2.2.2	Product of sum (POS) form	2.4
2.2.2.1	Standard POS form or maxterm canonical form	2.5
2.2.2.2	Converting expressions to standard POS form	2.5

2.3	Karnaugh map Representation	2.7
2.3.1	One variable K-map	2.7
2.3.2	Two-variable K-map	2.8
2.3.3	Three-variable K-map	2.9
2.3.4	Four-Variable K-map	2.10
2.3.5	Representing standard SOP or Minterms on K-map	2.11
2.3.6	Representing standard POS or Maxterms on K-map	2.12
2.3.7	Representing truth table on K-map	2.14
2.4	Minimization using K-maps	2.15
2.4.1	Grouping two adjacent ones (Pair)	2.15
2.4.2	Grouping four adjacent ones (Quad)	2.17
2.4.3	Grouping eight adjacent ones (Octet)	2.19
2.5	Simplification using K-map	2.20
2.5.1	Simplification of SOP expression or minterms using K-map	2.20
2.5.2	Simplification of POS expression or Maxterms using K-map	2.27
2.5.3	Don't care conditions	2.32
2.5.4	Five variable K-map	2.39
2.5.5	Six variable K-map	2.43
2.6	Implementation of Combinational logic	2.46
2.6.1	Implementation of SOP expression using logic gates	2.46
2.6.2	Implementation of POS expression using logic gates	2.46
2.6.3	NAND and NOR implementations	2.49
2.6.3.1	Implementation using only NAND gates	2.49
2.6.3.2	Implementation using only NOR gates	2.54
2.6.4	Multilevel gate implementation	2.61
2.6.5	Multioutput gate implementation	2.62
2.7	Analysis procedure in combinational Circuit	2.64
2.8	Design procedure in combinational circuits	2.70
2.8.1	Half adder	2.71
2.8.2	Full adder	2.72
2.8.3	Full adder using half adders	2.73
2.8.4	Half subtractor	2.74
2.8.5	Full subtractor	2.76
2.8.6	Full subtractor using half subtractors	2.77
2.9	Parallel binary adder (4-Bit binary ripple carry adder)	2.79
2.10	Parallel binary subtractor	2.80

2.11	Parallel binary adder/ subtractor	2.81
2.12	Fast adder	2.81
2.12.1	Carry look ahead adder	2.81
2.13	Serial Adder/Subtractor	2.84
2.14	BCD adder	2.85
2.15	Binary Multiplier	2.87
2.16	Binary Divider	2.88
2.17	Multiplexer	2.91
2.17.1	4:1 multiplexer	2.92
2.17.2	8:1 multiplexer	2.93
2.18	Demultiplexer	2.110
2.18.1	1:4 Demultiplexer	2.110
2.18.2	1:8 Demultiplexer	2.112
2.19	Decoder	2.115
2.19.1	2-to-4 line decoder	2.115
2.19.2	3-to-8 line decoder (Binary to Octal decoder)	2.116
2.19.3	4-to-16 line decoder (Binary to Hexadecimal decoder)	2.118
2.19.4	BCD to seven segment Display decoder	2.120
2.19.5	BCD to decimal decoder	2.124
2.19.6	Applications of decoders	2.126
2.20	Encoder	2.126
2.20.1	4-to-2 line encoder	2.126
2.20.2	8-to-3 line encoder (Octal to Binary encoder)	2.127
2.20.3	16-to-4 line encoder (Hexadecimal to Binary encoder)	2.128
2.20.4	Decimal to BCD encoder	2.130
2.20.5	Priority encoder	2.131
2.21	Parity Generator / Parity Checker	2.134
2.22	Code converters	2.136
2.22.1	Binary to BCD code converter	2.137
2.22.2	BCD to Binary code converter	2.139
2.22.3	BCD to Excess-3 code converter	2.143
2.22.4	Excess-3 to BCD code converter	2.145
2.22.5	Binary to Gray code converter	2.147
2.22.6	Gray to Binary code converter	2.149
2.22.7	BCD to Gray code converter	2.152
2.22.8	Gray to BCD code converter	2.154

2.23	Magnitude comparator	2.156
2.23.1	2 Bit Magnitude Comparator	2.157
2.23.2	4-Bit Magnitude comparator	2.159
2.24	Quine-McCluskey method of minimization (Tabulation method)	2.161
	Short (Part-A) Questions and Answers	2.172
UNIT 3: SYNCHRONOUS SEQUENTIAL CIRCUITS		3.1-3.171
3.1	Sequential Logic circuits	3.1
3.2	Latches	3.2
3.2.1	SR Latch	3.3
3.2.2	D Latch	3.4
3.2.3	JK Latch	3.5
3.2.4	T Latch	3.6
3.3	Flip-flops	3.7
3.3.1	SR Flip-flop	3.7
3.3.2	D-Flip-flop	3.11
3.3.3	JK Flip-flop	3.13
3.3.4	T-Flip-flop	3.17
3.3.5	Master slave SR Flip-flop	3.19
3.3.6	Master slave JK Flip-flop	3.21
3.3.7	Characteristic table, application table and characteristic equation of Flip-flops	3.23
3.3.8	Level triggering	3.25
3.3.9	Edge triggering	3.25
3.4	Realization of one Flip-flop using other Flip-flop	3.25
3.4.1	Design of D Flip-flop using SR Flip-flop	3.25
3.4.2	Design of D Flip-flop using T Flip-flop	3.26
3.4.3	Design of JK Flip-flop using SR Flip-flop	3.28
3.4.4	Design of T Flip-flop using SR Flip-flop	3.29
3.4.5	Design of T Flip-flop using JK Flip-flop	3.30
3.4.6	Design of T Flip-flop using D Flip-flop	3.31
3.4.7	Design of D Flip-flop using JK Flip-flop	3.33
3.4.8	Design of JK Flip-flop using T Flip-flop	3.34
3.5	Serial Adder/Subtractor	3.35
3.6	Counters	3.38
3.6.1	Asynchronous (Ripple or Serial) Counter	3.39
3.6.1.1	Asynchronous up-counter (Ripple or serial up-counter)	3.39

3.6.1.2	Asynchronous down-counter (Ripple or serial down counter)	3.41
3.6.1.3	Asynchronous Up/Down counter	3.43
3.6.2	Synchronous counters	3.44
3.6.2.1	Synchronous up-counter	3.44
3.6.2.2	Synchronous down-counter	3.46
3.6.2.3	Synchronous Up/Down counter	3.48
3.6.3	Programmable counter	3.49
3.7	Analysis of synchronous sequential circuits	3.50
3.8	Design of synchronous counters	3.58
3.8.1	State diagram	3.58
3.8.2	State table	3.58
3.8.3	State Minimization or state reduction	3.59
3.8.4	State assignment	3.61
3.8.5	Excitation table	3.62
3.8.6	Excitation maps	3.62
3.8.7	Circuit implementation	3.63
3.9	General models in sequential circuits	3.64
3.9.1	Mealy model	3.64
3.9.2	Moore model	3.64
3.9.3	Design Examples	3.65
3.10	Modulo-n-counter	3.113
3.11	Registers	3.116
3.11.1	Shift Registers	3.116
3.11.1.1	Serial In-Serial Out shift register (SISO shift register)	3.116
3.11.1.2	Serial In-Parallel Out shift register (SIPO shift register)...	3.119
3.11.1.3	Parallel In-Serial Out shift register (PISO shift register)...	3.120
3.11.1.4	Parallel In-Parallel Out shift register (PIPO Shift register)	3.122
3.11.1.5	Bidirectional shift register	3.123
3.11.1.6	Universal shift register	3.124
3.11.2	Shift register counters	3.125
3.11.2.1	Ring Counter (Standard ring counter)	3.125
3.11.2.2	Shift counter (Johnson or Twisted ring counter)	3.127
3.12	Design of sequence detector	3.130
3.12.1	Non-overlapping sequence detector	3.130
3.12.2	Overlapping sequence detector	3.140
3.13	Sequence generators	3.155
	Short (Part-A) Questions and Answers	3.162

UNIT 4: ASYNCHRONOUS SEQUENTIAL CIRCUITS AND PROGRAMMABILITY LOGIC DEVICES		4.1-4.140
4.1	Asynchronous sequential logic circuits	4.1
4.2	Analysis of asynchronous sequential logic circuits	4.2
4.2.1	Analysis of Fundamental mode sequential circuits	4.2
4.2.2	Analysis of Pulse mode sequential circuits	4.6
4.3	Reduction of state and flow tables	4.15
4.4	Race free state assignment	4.18
4.5	Incompletely specified state machines	4.20
4.6	Design of asynchronous sequential circuits	4.21
4.7	Problems in asynchronous circuits	4.47
4.7.1	Races	4.47
4.7.1.1	Critical race	4.47
4.7.1.2	Non-critical race	4.48
4.7.2	Cycles	4.49
4.8	Hazards	4.49
4.8.1	Static Hazards	4.49
4.8.1.1	Static-0 Hazards	4.49
4.8.1.2	Static-1 Hazards	4.51
4.8.2	Dynamic Hazards	4.52
4.8.3	Essential Hazards	4.52
4.8.4	Design of Hazard Free switching circuits	4.52
4.9	Algorithmic state machines (ASM)	4.59
4.10	Memory	4.64
4.11	Classification of Memories	4.64
4.11.1	Read only memory (ROM)	4.65
4.11.1.1	ROM Organization	4.65
4.11.2	Types of ROM	4.67
4.11.2.1	Masked ROM	4.67
4.11.2.2	PROM (Programmable Read Only Memory)	4.68
4.11.2.3	EPROM (Erasable Programmable Read Only Memory)	4.68
4.11.2.4	EEPROM (Electrically Erasable PROM) / EAPROM (Electrically Alterable PROM)	4.68
4.11.3	Random Access memory (RAM)	4.68
4.11.3.1	RAM Organization	4.69
4.11.3.2	Write and read operation	4.70

4.12	Types of RAM	4.70
4.12.1	Static RAM	4.70
4.12.1.1	Bipolar RAM cell	4.71
4.12.1.2	MOSFET RAM cell	4.72
4.12.2	Dynamic RAM	4.73
4.13	Memory cycles and Timing waveforms	4.74
4.14	Memory Decoding	4.76
4.15	Memory Expansion	4.78
4.15.1	Word size expansion	4.78
4.15.2	Memory capacity expansion	4.79
4.16	Programmable logic devices (PLDs)	4.81
4.16.1	Programmable Logic Array (PLA)	4.81
4.16.2	Programmable Array Logic (PAL)	4.83
4.16.3	Programmable Read Only Memory (PROM)	4.84
4.16.4	Implementation of combinational circuits using PLA	4.85
4.16.5	Implementation of combinational circuits using PAL	4.104
4.16.6	Implementation of combinational circuits using PROM	4.116
4.17	Sequential Programmable Devices	4.124
4.17.1	Sequential programmable logic devices (SPLD)	4.124
4.17.2	Complex Programmable logic devices (CPLD)	4.125
4.17.3	Field Programmable gate Array (FPGA)	4.126
4.18	Application Specific Integrated Circuits (ASIC)	4.129
4.18.1	Full custom ASIC	4.129
4.18.2	Standard-cell based ASIC	4.130
4.18.3	Gate array based ASIC	4.131
4.18.3.1	Channeled gate array	4.131
4.18.3.2	Channel-less gate array	4.132
4.18.3.3	Structured gate array	4.132
	Short (Part-A) Questions and Answers	4.134
UNIT 5: VHDL		5.1-5.61
5.1	Introduction to Hardware Description Language (HDL)	5.1
5.1.1	Logic simulation	5.1
5.1.2	Logic synthesis	5.2
5.1.3	Timing Analysis	5.3
5.1.4	Post Synthesis simulation	5.3
5.1.5	Hardware generation	5.4

5.2	RTL Design (Register transfer level)	5.4
5.2.1	VHDL Entry	5.4
5.2.2	Data types	5.6
5.3	VHDL modeling approaches	5.8
5.3.1	Data flow modeling	5.8
5.3.2	Structural modeling	5.11
5.3.3	Behavioral modeling	5.14
5.4	VHDL for Combinational logic circuits	5.16
5.5	VHDL for Sequential logic circuits	5.31
5.5.1	Finite state Machine (FSM)	5.38
5.6	Operators	5.44
5.6.1	Logical operators	5.44
5.6.2	Relational operators	5.44
5.6.3	Shift operators	5.45
5.6.4	Arithmetic operators	5.46
5.6.5	Concatenation operator	5.46
5.6.6	Miscellaneous operators	5.47
5.7	Packages	5.47
5.7.1	Package declarations	5.47
5.7.2	Package Body	5.49
5.8	Subprograms	5.49
5.9	Testbench	5.52
5.9.1	Types of Testbenches	5.53
5.9.2	Waveform generation	5.54
	Short (Part-A) Questions and Answers	5.59
	Anna University Question Papers	SQ.1-SQ.29